Abstract-This brief presents a CMOS temperature sensor suitable for ultralow-power applications. With a MOS transistor operating in the linear region, a linear relationship between delay and temperature can be obtained. A differential sensing architecture is utilized to reduce the signal offset and increase the effective signal-to-noise ratio. A design methodology concerning power optimization and improved sensor linearity is also presented. The sensor, which occupies 0.0324 mm 2 , is fabricated using the TSMC 0.18-µm one-polysilicon six-metal (1P6M) process. Measurement results show that the sensor consumes 405 nW with a 1-V supply at 1 ksample/s at room temperature. An inaccuracy value of −0.8
I. INTRODUCTION
R ECENTLY, various kinds of on-chip CMOS temperature sensors that perform thermal sensing for enhanced system reliability and performance have been reported, including power and temperature control on processors [1] , dynamic temperature management [2] , dynamic random access memory refresh-rate control [3] , and wireless temperature-sensing applications [4] - [6] . The uprising of on-chip temperature sensing is mainly due to the recent rapid development of process technology. The combinational effect of increased functionality, high speed, and small area results in increased self-heating and increased leakage current, which are detrimental to systemlevel reliability and performance. As a result, on-chip thermal management schemes that enable the realization of enhanced thermal solutions both locally and globally becomes attractive. These embedded sensors usually feature small-area, low-power consumption (for minimal heat dissipation) and digital outputs [2] , to achieve minimal cost and perform accurate temperature measurement. Moreover, the inclusion of embedded temperature sensors in passive radio-frequency identification (RFID) tags has recently become more and more attractive toward wireless temperature-sensing applications [4] , [5] . As there is only limited power available, temperature sensors that consume submicrowatt power are necessary while maintaining the tag performance. In [7] , a time-to-digital-converter-based CMOS temperature sensor that utilizes delay lines and a time-to-digital converter (TDC) is presented. This sensor eliminates the use of bipolar junction transistors (BJTs) and the power-consuming analog-to-digital converters (ADCs) [12] while achieving an inaccuracy value of −0.7 • C to +0.9
• C from 0 • C to 100
• C, and consuming 10 μW at 10 ksamples/s. Although this timedomain sensor features more compact size and smaller power overhead, it has relatively poor supply rejection due to the use of simple inverter chains, which also result in relatively large area overhead. A large enough supply voltage is required to maintain high linearity with respect to temperature [7] . In [8] , the way of improving the supply sensitivity of the time-domain temperature sensor is introduced. However, a high supply voltage is still required. This, as in the case of [7] , makes the sensor not applicable to deep-submicrometer processes.
In this brief, we introduce our proposed time-domain CMOS temperature sensor that is based on the delay generated from a MOSFET operating in the linear region, with the overall system block diagram as shown in Fig. 1 . Differential temperature sensing using both proportional-to-absolute temperature (PTAT) and complementary-to-absolute temperature (CTAT) is utilized to reduce the signal offset and to increase the effective signal power at the same time. Optimization on the delay lines to achieve high linearity with respect to temperature, as well as low-power operation, is also presented. Supply voltage change is sensed through the supply voltage sensor, and the signal is feed-forwarded to reduce the output variation.
II. LINEARITY IN DELAY VERSUS TEMPERATURE
The utilization of the propagation delay of simple inverters has been proposed in [7] for temperature sensing instead of the conventional BJT-based implementations due to its highly linear relationship with respect to temperature changes. Apart from that, it also exhibits relatively lower power consumption and smaller area than its ADC counterpart. The average 1549-7747/$26.00 © 2009 IEEE propagation delay of a simple CMOS inverter, as indicated in [9] , can be expressed as
where μC ox (W/L) is the transconductance parameter, V T is the transistor threshold voltage, and C L is the effective load capacitance. Note that (1) shows the average propagation delay of simple inverters with step input, without considering higher order nonlinearities such as channel length modulation. The temperature dependence of (1), as stated in [10] , is determined by the variation of mobility and threshold voltage parameters with respect to temperature, which are expressed as
where T 0 is the reference temperature, and μ 0 and V T (T 0 ) are the corresponding mobility and threshold voltage at the reference temperature T 0 , respectively. The values of km and α are process dependent and are roughly in the range of −1.2 to 2.42 and −1 to −4 mV/K, respectively [10] . Notice that (1) is composed of two regions: one is charging/discharging through the linear-region current, whereas the other is through the saturation-region current. As the sum of the delays are highly linear to temperature, the corresponding charging/discharging time of the load transistor C L to 50% of the supply voltage swing using either a linear or a saturation current should also be linearly dependent to temperature. In particular, the corresponding charging/discharging time required by either a linear or a saturation current bias with load C L and supply voltage V DD with respect to temperature are
(5) Fig. 2 shows the simulation result comparing the linearity of the delay generated by (1), (4), and (5). The simulation is carried out using the TSMC 0.18-μm 1P6M process and with C L , sizing, and supply voltage equal to 10 pF, 5 μm/0.5 μm, and 1.8 V, respectively. As can be observed, both delays induced by linear and saturation currents have comparable inaccuracy to the inverter delay (within ±1
• C) after two-end-point calibration. As (1) is differentiable over the sensing range from 270 to 370 K, the corresponding Taylor-series expansion can be used to explain the relationship between linearity and supply voltage. It can readily be observed that, for a large enough supply voltage, the high-order terms that contribute to the overall nonlinearity can greatly be suppressed, resulting in high linearity. However, this leads to three major problems: First, this method is not scalable to advanced processes. As the supply voltage is lowered, the linearity with respect to temperature is worse. Second, as the supply voltage is increased for improved linearity, the temperature-induced delay is reduced, meaning a long delay chain is required to increase the signal power, hence occupying a large area. Third, as the inverter propagation delay is highly dependent on the supply voltage change, the output temperature data can vary according to different supply voltages. This brief demonstrates that these limitations can be eliminated by using a linear-current-generated delay instead, resulting in an area-efficient low-power temperature sensor with high linearity. The optimization of the linear current to achieve even better linearity is justified in Section III-B, whereas the use of the linear current to improve supply sensitivity is explained in Section III-C.
III. PROPOSED TEMPERATURE SENSOR DESIGN
The temperature sensor implementation is shown in Fig. 3 . Temperature sensing is accomplished using the PTAT and CTAT delay generators. When the start signal V ST is exerted, both PTAT and CTAT delay lines discharge the corresponding load capacitors, and a signal is triggered upon reaching the switching threshold of the buffers. The signals from the delay lines are then XORed to generate a temperature-modulated pulsewidth (PW). V FB , which indicates the end of the conversion, is fed back to shut down the analog building blocks to further save power. The capacitors C CT1,2 and C PT1,2 are used to compensate for process variation. In our proposed implementation, the corresponding temperature-modulated output PW t PW is
where t PT (T 0 ) and t CT (T 0 ) are the corresponding PTAT and CTAT delay offsets at reference temperature T 0 , and k C and k P are the corresponding first-order temperature proportional constants. It can be observed that the first term, which represents the signal offset, is reduced after the XOR operation, whereas the second term, which is temperature dependent, is increased (as k C is negative). In that case, the effective signal-to-noise ratio at the sensor output is improved. The implementation of the PTAT and CTAT delay lines is discussed as follows.
A. CTAT Delay Line
The proposed CTAT delay generator, as indicated in Fig. 3 , is a voltage-current (V -I) converter. If M CT1 is operating in the subthreshold region and with a large enough amplifier gain A CT , the corresponding voltage V R across resistor R CT can be approximated as where V T is the transistor threshold voltage. Equation (7) shows that the voltage across the resistor depends on the threshold voltage. As V B = V + is generated by identical PMOS transistors and is almost temperature independent, the corresponding temperature dependence of V R can be obtained after differentiating (7) with respect to temperature, i.e.,
where α is process dependent but generally negative, as stated in [10] . From (8), V R is PTAT. For a particular process, the temperature behavior of on-chip resistors is characterized by the first-and second-order temperature dependences. Assume that V R and R CT can be expressed as
where k 1R and k 2R are the first-and second-order temperature coefficients of R CT , respectively, and k 1V is the first-order temperature coefficient of V R . The CTAT delay generated is
From (9)- (11) 
where
Assume that the CTAT delay can be represented by (12) and that higher order terms can be neglected. As shown in (8), k 1V is positive. Considering (13), for the maximum temperature signal, |C 1 | should be maximized, meaning k 1R should be negative. On the other hand, for best linearity with respect to temperature, C 2 should be minimized. As the second and third terms of (14) are positive, k 2R should be chosen to be negative. This means that the choice of resistor is limited to the one that has negative first-and second-order temperature dependences. In our process, only the P + polyresistor fits in the aforementioned requirements. The expected resultant nonlinearity is about 0.3
• C.
B. PTAT Delay Line
The proposed PTAT delay generator is also shown in Fig. 3 . As discussed in the previous section, the PTAT delay can be generated using a MOS transistor operating in the linear region. We outline the linearity optimization and power consumption reduction methodologies in the following discussion. The drain current for a MOSFET operating in the linear region can be expressed as
For a small enough V ds , we first express (4) as
If we further differentiate (16) with respect to temperature, the first-and second-order derivatives are
In the following discussion, we assume that (4) can accurately be approximated by its Taylor-series expansion up to the second-order derivatives and that higher order derivatives can be neglected. It can be observed that (20) can be minimized to improve the overall linearity with respect to temperature. If we equate (20) to zero
From (18) and (21)
in our process. By substituting (23) and (24) into (19), it can be shown that f (T ) is always positive, verifying that the delay generated from a MOS operating in the linear region is always PTAT. On the other hand, by substituting (23) and (24) into (22), V gs can be deduced as
The result in (25) shows the approximated values where the optimal linearity in delay with respect to temperature is obtained. As km and α are process dependent, this value may not exist. Fig. 4 shows the simulation results of the maximum absolute error with different gate bias V g from 0
• C to 100 • C after two-end-point calibration. It can be seen that the optimal gate bias value indeed exists for all the three processes. In that case, a high supply voltage is not required for our sensor implementation to achieve high linearity. On the other hand, note that when V g is high enough, the error reduces again, verifying that a high supply voltage can also improve linearity, as stated in [7] .
From (22), it can be observed that this optimal V g is process dependent. Fig. 5 shows the effect of process variation over the value of the optimal gate bias voltage for our process. It can be seen that a required error of less than 0.5
• C can be achieved through different process corners by using a V g from 0.74 to 0.91 V (gray region). This means that our proposed scheme can tolerate the effect of process variation and achieve an error well below the accuracy requirement. In our design, the overdrive voltage of M PT0 is designed to be larger than the corresponding V ds to ensure that the transistor is in the linear region in all operating conditions. 
C. Reduced Supply Sensitivity
The propagation delay, which is defined as the time required for charging/discharging a load capacitor C L to 50% of the supply voltage V DD through a current I, can be described as
From the preceding equation, it can be observed that the delay is proportional to the supply voltage V DD , meaning that the induced temperature data are supply voltage dependent. In addition, notice that the delay can be insensitive to supply variation if the charging/discharging current I is also proportional to V DD . As shown in Fig. 3 , for both PTAT and CTAT generators, biasing the voltage across R CT and V ds of M PT0 to be proportional to V DD yields to currents proportional to V DD . To achieve this, a supply voltage sensor (also shown in Fig. 3 ) is implemented. It is simply a potential divider composed of identical PMOS transistors with the body and the source tied together. In that case, V B (refer to Fig. 3 ) is proportional to V DD but insensitive to temperature. As the voltage across R CT and V ds of M PT0 are clamped to V B by the amplifiers, I CT and I PT are proportional to V DD , generating supply-insensitive delays.
IV. MEASUREMENT RESULTS
The proposed temperature sensor is implemented using the TSMC 0.18-μm 1P6M process. Fig. 6 shows the die micrograph of the proposed temperature sensor. Extensive matching is exercised to minimize the adverse effect due to process variation and mismatch. The sensor only occupies an active area of 0.0324 mm 2 . With a supply voltage of 1 V and an external clock signal, the sensor dissipates a measured power of 405 nW at room temperature at 1 ksample/s.
The measured temperature error from 0 • C to 100 • C after two-end-point calibration, as shown in Fig. 7 , is within −0.8
• C to +1
• C over four measured samples. The effective resolution is measured to be around 0.3
• C. The variation in measured temperature with respect to supply voltage change of ±10% is plotted in Fig. 8 . It is observed that a measured temperature error of ±0.8
• C is achieved at room temperature. Note that, when the supply voltage is increased, a positive temperature error is resulted, and vice versa. This is mainly due to the second-order V ds term in (15). The preceding negative sign results in a current level less than the designed linear-to-V ds relationship, and the corresponding delay generated is longer than expected. This results in an increase in PW, and hence increases the corresponding digital output.
V. CONCLUSION
A CMOS temperature sensor with power consumption of 405 nW based on the linear MOS operation has been presented. By utilizing a linear MOS for temperature sensing and a differential sensing architecture for offset reduction and effective signal increase, and implementing the previously discussed optimization method, a measured temperature error of −0.8
• C from 0 • C and 100
• C and a resolution of 0.3 • C can be achieved. The sensor occupies an active area of only 0.0324 mm 2 . The performances of recently reported temperature sensors fabricated using CMOS processes are summarized in Table I . It can be concluded that our proposed sensor is suitable for integrated thermal management applications and passive RFID tag applications as it features ultralow-power consumption and improved compactness compared with previously reported sensors.
